View 7007S20PFGI8_8651376.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 august 2014 dsc 2940/14 ?2014 integrated device technology, inc. i/o control address decoder memory array arbitration interrupt semaphore logic address decoder i/o control r/ w l ce l oe l busy l a 14l a 0l 2940 drw 01 i/o 0l -i/o 7l ce l oe l r/ w l sem l int l m/ s busy r i/o 0r -i/o 7r a 14r a 0r sem r int r ce r oe r (2) (1,2) (1,2) (2) r/ w r ce r oe r r/ w r 15 15 high-speed 32k x 8 dual-port static ram true dual-ported memory cells which allow simulta- neous reads of the same memory location high-speed access ? military: 25/35/55ns (max.) ? industrial: 20/25/35/55ns (max.) ? commercial: 15/20/25/35/55ns (max.) low-power operation ? idt7007s active: 850mw (typ.) standby: 5mw (typ.) ? idt7007l active: 850mw (typ.) standby: 1mw (typ.) idt7007 easily expands data bus width to 16 bits or more using the master/slave select when cascading more than one device m/ s = h for busy output flag on master, m/ s = l for busy input on slave interrupt flag on-chip port arbitration logic full on-chip hardware support of semaphore signaling between ports fully asynchronous operation from either port ttl-compatible, single 5v (10%) power supply available in 68-pin pga and plcc and a 80-pin tqfp industrial temperature range (?40c to +85c) is available for selected speeds green parts available, see ordering information notes: 1. (master): busy is output; (slave): busy is input. 2. busy and int outputs are non-tri-stated push-pull. functional block diagram idt7007s/l features
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 2 description the idt7007 is a high-speed 32k x 8 dual-port static ram. the idt7007 is designed to be used as a stand-alone 256k-bit dual-port ram or as a combination master/slave dual-port ram for 16-bit-or- more word systems. using the idt master/slave dual-port ram approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for addi- tional discrete logic. this device provides two independent ports with separate con- trol, address, and i/o pins that permit independent, asynchronous access for reads or writes to any location in memory. an automatic power down feature controlled by ce permits the on-chip circuitry of each port to enter a very low standby power mode. fabricated using idt?s cmos high-performance technology, these devices typically operate on only 850mw of power. the idt7007 is packaged in a 68-pin pin pga, a 68-pin plcc, and an 80-pin thin quad flatpack, tqfp. military grade product is manufactured in compliance with the latest revision of mil-prf-38535 qml, class b, making it ideally suited to military temperature applications demanding the highest level of performance and reliability. pin configurations (1,2,3) notes: 1. all vcc pins must be connected to power supply. 2. all gnd pins must be connected to ground. 3. package body is approximately .95 in x .95 in x .17 in. 4. this package code is used to reference the package diagram. 5. this text does not indicate orientation of the actual part marking.
3 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges pin configurations (1,2,3) (con't.) notes: 1. all vcc pins must be connected to power supply. 2. all gnd pins must be connected to ground. 3. package body is approximately 14mm x 14mm x 1.4mm. 4. this package code is used to reference the package diagram. 5. this text does not indicate orientation of the actual part marking.
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 4 notes: 1. all vcc pins must be connected to power supply 2. all gnd pins must be connected to ground. 3. package body is approximately 1.8 in x 1.8 in x .16 in. 4. this package code is used to reference the package diagram. 5. this text does not indicate orientation of the actual part marking. pin names pin configurations (1,2,3) (con't.) left port right port names ce l ce r chip enables r/ w l r/ w r read/write enable oe l oe r output enable a 0l - a 14l a 0r - a 14r address i/o 0l - i/o 7l i/o 0r - i/o 7r data input/output sem l sem r semaphore enable int l int r interrupt flag busy l busy r busy flag m/ s master or slave select v cc power gnd ground 2940 tbl 01
5 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges truth table i: non-contention read/write control truth table ii: semaphore read/write control (1) absolute maximum ratings (1) recommended dc operating conditions maximum operating temperature and supply voltage (1) capacitance (t a = +25c, f = 1.0mhz) note: 1. a 0l ? a 14l a 0r ? a 14r note: 1. there are eight semaphore flags written to via i/o 0 and read from all i/o's. these eight semaphores are addressed by a 0 - a 2 . notes: 1. stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sec-tions of this specification is not implied. exposure to absolute maxi-mum rating conditions for extended periods may affect reliability. 2. v term must not exceed vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to < 20ma for the period of v term > vcc + 10%. notes: 1. this is the parameter t a . this is the "instant on" case temperature. notes: 1. v il > -1.5v for pulse width less than 10ns. 2. v term must not exceed vcc + 10%. notes: 1. this parameter is determined by device characterization but is not production tested. tqfp package only. 2. 3dv represents the interpolated capacitance when the input and output signals switch from 0v to 3v or from 3v to 0v. inputs (1 ) outputs mode ce r/ w oe sem i/o 0-7 h x x h high-z deselected: power-down llxhdata in write to memory lhlhdata out re ad memory x x h x high-z outputs disabled 2940 tb l 0 2 inputs outputs mode ce r/ w oe sem i/o 0-7 hhl ldata out read semaphore flag data out (i/o 0 -i/o 7 ) h xldata in write i/o 0 into semaphore flag lxxl ______ not allowed 2940 tbl 03 symbol rating commercial & industrial military unit v te rm (2 ) terminal voltage with respect to gnd -0.5 to +7.0 -0.5 to +7.0 v t bias te m p e r a tu re under bias -55 to +125 -65 to +135 o c t stg storage te m p e r a tu re -65 to +150 -65 to +150 o c i out dc output current 50 50 ma 2940 tbl 04 symbol parameter (1 ) conditions (2 ) max. unit c in inp ut capacitance v in = 3dv 9 pf c out output capacitance v out = 3dv 10 pf 2940 tbl 07 grade ambient temperature gnd vcc military -55 o c to+125 o c0v 5.0v + 10% commercial 0 o c to +70 o c0v 5.0v + 10% industrial -40 o c to +85 o c0v 5.0v + 10% 2940 tbl 05 symbol parameter min. typ. max. unit v cc supply voltage 4.5 5.0 5.5 v gnd ground 0 0 0 v v ih input high voltage 2.2 ____ 6.0 (2 ) v v il input low voltage -0.5 (1 ) ____ 0.8 v 2940 tbl 06
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 6 dc electrical characteristics over the operating temperature and supply voltage range (1) (v cc = 5.0v 10%) dc electrical characteristics over the operating temperature and supply voltage range (v cc = 5.0v 10%) notes: 1. 'x' in part numbers indicates power rating (s or l) 2. v cc = 5v, t a = +25c, and are not production tested. i ccdc = 120ma (typ.) 3. at f = f max , address and control lines (except output enable) are cycling at the maximum frequency read cycle of 1/t rc, and using ?ac test conditions? of input levels of gnd to 3v. 4. f = 0 means no address or control lines change. 5. port "a" may be either left or right port. port "b" is the opposite from port "a". note: 1. at vcc < 2.0v, input leakages are undefined. symbol parameter test conditions 7007s 7007l unit min. max. min. max. |i li | input leakage current (1) v cc = 5.5v, v in = 0v to v cc ___ 10 ___ 5a |i lo | output leakage current ce = v ih , v out = 0v to v cc ___ 10 ___ 5a v ol output low voltage i ol = 4ma ___ 0.4 ___ 0.4 v v oh output high voltage i oh = -4ma 2.4 ___ 2.4 ___ v 2940 tbl 08 symbol parameter test condition version 7007x15 com'l only 7007x20 com'l & ind 7007x25 com'l, ind & military unit typ. (2 ) max. typ. (2) max. typ. (2) max. i cc dynamic operating current (both ports active) ce = v il , outputs disabled sem = v ih f = f max (3) com'l s l 190 190 325 285 180 180 315 275 170 170 305 265 ma mil & ind s l ___ ___ ___ ___ ___ 180 ___ 315 170 170 345 305 i sb1 standby current (both ports - ttl level inputs) ce l = ce r = v ih sem r = sem l = v ih f = f max (3) com'l s l 35 35 85 60 30 30 85 60 25 25 85 60 ma mil & ind s l ___ ___ ___ ___ ___ 30 ___ 80 25 25 100 80 i sb2 standby current (one port - ttl level inputs) ce "a" = v il and ce "b" = v ih (5) active port outputs disabled, f=f max (3) sem r = sem l = v ih com'l s l 125 125 220 190 115 115 210 180 105 105 200 170 ma mil & ind s l ___ ___ ___ ___ ___ 115 ___ 210 105 105 230 200 i sb3 full standby current (both p orts - all cmos level inputs) both ports ce l and ce r > v cc - 0.2v v in > v cc - 0.2v or vin < 0.2v, f = 0 (4) sem r = sem l > v cc - 0.2v com'l s l 1.0 0.2 15 5 1.0 0.2 15 5 1.0 0.2 15 5 ma mil & ind s l ___ ___ ___ ___ ___ 0.2 ___ 10 1.0 0.2 30 10 i sb4 full standby current (one port - all cmos level inputs) ce "a" < 0.2v and ce "b" > v cc - 0.2v (5 ) sem r = sem l > v cc - 0.2v v in > v cc - 0.2v or v in < 0.2v active port outputs disabled f = f max (3) com'l s l 120 120 190 160 110 110 185 160 100 100 175 160 ma mil & ind s l ___ ___ ___ ___ ___ 110 ___ 185 100 100 200 175 2940 tbl 09
7 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges dc electrical characteristics over the operating temperature and supply voltage range (1) (con't.) (v cc = 5.0v 10%) notes: 1. 'x' in part numbers indicates power rating (s or l) 2. v cc = 5v, t a = +25c, and are not production tested. i ccdc = 120ma (typ.) 3. at f = f max , address and control lines (except output enable) are cycling at the maximum frequency read cycle of 1/t rc , and using ?ac test conditions? of input levels of gnd to 3v. 4. f = 0 means no address or control lines change. 5. port "a" may be either left or right port. port "b" is the opposite from port "a". symbol parameter test condition version 7007x35 com'l, ind & military 7007x55 com'l, ind & military unit typ. (2) max. typ. (2 ) max. i cc dynamic operating current (both ports active) ce = v il , outputs disabled sem = v ih f = f max (3 ) com'l s l 160 160 295 255 150 150 270 230 ma mil & ind s l 160 160 335 295 150 150 310 270 i sb1 standby current (both ports - ttl level inputs) ce l = ce r = v ih sem r = sem l = v ih f = f max (3 ) com'l s l 20 20 85 60 20 20 85 60 ma mil & ind s l 20 20 100 80 13 13 100 80 i sb2 standby current (one port - ttl level inputs) ce "a" = v il and ce "b" = v ih (5 ) active port outputs disabled, f=f max (3 ) sem r = sem l = v ih com'l s l 95 95 185 155 85 85 165 135 ma mil & ind s l 95 95 215 185 85 85 195 165 i sb3 full standby current (both ports - all cmos level inputs) both ports ce l and ce r > v cc - 0.2v v in > v cc - 0.2v or vin < 0.2v, f = 0 (4 ) sem r = sem l > v cc - 0.2v com'l s l 1.0 0.2 15 5 1.0 0.2 15 5 ma mil & ind s l 1.0 0.2 30 10 1.0 0.2 30 10 i sb4 full standby current (one port - all cmos level inputs) ce "a" < 0.2v and ce "b" > v cc - 0.2v (5 ) sem r = sem l > v cc - 0.2v v in > v cc - 0.2v or v in < 0.2v active port outputs disabled f = f max (3 ) com'l s l 90 90 160 135 80 80 135 110 ma mil & ind s l 90 90 190 165 80 80 165 140 2940 tbl 10
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 8 notes: 1. transition is measured 0mv from low- or high-impedance voltage with output test load (figure 2). 2. this parameter is guaranteed by device characterization, but is not production tested. 3. to access ram, ce = v il and sem = v ih . to access semaphore, ce = v ih and sem = v il . 4. 'x' in part numbers indicates power rating (s or l). ac electrical characteristics over the operating temperature and supply voltage range (4) ac test conditions figure 2. output test load (for t lz , t hz , t wz , t ow ) * including scope and jig. input pulse levels input rise /fall times input timing reference levels output reference levels output load gnd to 3.0v 5ns max. 1.5v 1.5v figures 1 and 2 2940 tbl 11 figure 1. ac output test load 2940 drw 06 893 30pf 347 5v data out busy int 893 5pf* 347 5v data out 2940 drw 05 7007x15 com'l only 7007x20 com'l & ind 7007x25 com'l, ind & military unit symbol parameter min.max.min.max.min.max. read cycle t rc read cycle time 15 ____ 20 ____ 25 ____ ns t aa address access time ____ 15 ____ 20 ____ 25 ns t ace chip enable access time (3) ____ 15 ____ 20 ____ 25 ns t aoe output enable access time ____ 10 ____ 12 ____ 13 ns t oh output hold from address change 3 ____ 3 ____ 3 ____ ns t lz output low-z time (1,2) 3 ____ 3 ____ 3 ____ ns t hz output high-z time (1,2) ____ 10 ____ 12 ____ 15 ns t pu chip enable to power up time (2) 0 ____ 0 ____ 0 ____ ns t pd chip disable to power down time (2) ____ 15 ____ 20 ____ 25 ns t sop semaphore flag update pulse ( oe or sem )10 ____ 10 ____ 12 ____ ns t saa semaphore address access time ____ 15 ____ 20 ____ 25 ns 2 940 tbl 12a 7007x35 com'l, ind & military 7007x55 com'l, ind & military unit symbol parameter min.max.min.max. read cycle t rc read cycle time 35 ____ 55 ____ ns t aa address access time ____ 35 ____ 55 ns t ace chip enable access time (3) ____ 35 ____ 55 ns t aoe output enable access time ____ 20 ____ 30 ns t oh output hold from address change 3 ____ 3 ____ ns t lz output low-z time (1,2) 3 ____ 3 ____ ns t hz output high-z time (1,2) ____ 15 ____ 25 ns t pu chip enab le to powe r up time (2) 0 ____ 0 ____ ns t pd chip disable to power do wn time (2) ____ 35 ____ 50 ns t sop semaphore flag update pulse ( oe or sem )15 ____ 15 ____ ns t saa semaphore address access time ____ 35 ____ 55 ns 2940 tbl 12b
9 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges timing of power-up power-down waveform of read cycles (5) notes: 1. timing depends on which signal is asserted last, oe or ce . 2. timing depends on which signal is de-asserted first ce or oe . 3. t bdd delay is required only in cases where the opposite port is completing a write operation to the same address location. for simul taneous read operations busy has no relation to valid output data. 4. start of valid data depends on which timing becomes effective last t aoe , t ace , t aa or t bdd . 5. sem = v ih . t rc r/ w ce addr t aa oe 2940 drw 07 (4) t ace (4) t aoe (4) (1) t lz t oh (2) t hz (3,4) t bdd data out busy out valid data (4) ce 2940 drw 08 t pu i cc i sb t pd , 50% 50%
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 10 notes: 1. transition is measured 0mv from low- or high-impedance voltage with output test load (figure 2). 2. this parameter is guaranteed by device characterization, but is not production tested. 3. to access ram, ce = v il and sem = v ih . to access semaphore, ce = v ih and sem = v il . either condition must be valid for the entire t ew time. 4. the specification for t dh must be met by the device supplying write data to the ram under all operating conditions. although t dh and t ow values will vary over voltage and temperature, the actual t dh will always be smaller than the actual t ow . 5. 'x' in part numbers indicates power rating (s or l). ac electrical characteristics over the operating temperature and supply voltage (5) symbol parameter 7007x15 com'l only 7007x20 com'l & ind 7007x25 com'l, ind & military unit min. max. min. max. min. max. write cycle t wc write cycle time 15 ____ 20 ____ 25 ____ ns t ew chip enable to end-of-write (3) 12 ____ 15 ____ 20 ____ ns t aw address valid to end-of-write 12 ____ 15 ____ 20 ____ ns t as address set-up time (3 ) 0 ____ 0 ____ 0 ____ ns t wp write pulse width 12 ____ 15 ____ 20 ____ ns t wr write recovery time 0 ____ 0 ____ 0 ____ ns t dw data valid to end-o f-write 10 ____ 15 ____ 15 ____ ns t hz output high-z time (1,2) ____ 10 ____ 12 ____ 15 ns t dh data ho ld time (4) 0 ____ 0 ____ 0 ____ ns t wz write enable to output in high-z (1,2) ____ 10 ____ 12 ____ 15 ns t ow output active fro m end-of-write (1, 2,4) 0 ____ 0 ____ 0 ____ ns t swrd sem flag write to read time 5 ____ 5 ____ 5 ____ ns t sp s sem flag contention window 5 ____ 5 ____ 5 ____ ns 2940 tbl 13a symbol parameter 7007x35 com'l, ind & military 7007x55 com'l, ind & military unit min. max. min. max. wri te cycle t wc write cycle time 35 ____ 55 ____ ns t ew chip enable to end-of-write (3) 30 ____ 45 ____ ns t aw address valid to end-of-write 30 ____ 45 ____ ns t as address set-up time (3) 0 ____ 0 ____ ns t wp write pulse width 25 ____ 40 ____ ns t wr write recovery time 0 ____ 0 ____ ns t dw data valid to end -of-write 15 ____ 30 ____ ns t hz output high-z time (1,2) ____ 12 ____ 25 ns t dh data hold time (4 ) 0 ____ 0 ____ ns t wz write enable to output in high-z (1,2) ____ 12 ____ 25 ns t ow outp ut active fro m end -of-write (1 , 2,4) 0 ____ 0 ____ ns t swrd sem flag write to read time 5 ____ 5 ____ ns t sps sem flag contention window 5 ____ 5 ____ ns 2940 t bl 13b
11 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges timing waveform of write cycle no. 1, r/ w controlled timing (1,5,8) timing waveform of write cycle no. 2, ce controlled timing (1,5) notes: 1. r/ w or ce must be high during all address transitions. 2. a write occurs during the overlap (t ew or t wp ) of a low ce and a low r/ w for memory array writing cycle. 3. t wr is measured from the earlier of ce or r/ w (or sem or r/ w ) going high to the end of write cycle. 4. during this period, the i/o pins are in the output state and input signals must not be applied. 5. if the ce or sem low transition occurs simultaneously with or after the r/ w low transition, the outputs remain in the high-impedance state. 6. timing depends on which enable signal is asserted last, ce or r/ w . 7. this parameter is guaranteed by device characterization, but is not production tested. transition is measured 0mv from steady state with the output test load (figure 2). 8. if oe is low during r/ w controlled write cycle, the write pulse width must be the larger of t wp or (t wz + t dw ) to allow the i/o drivers to turn off and data to be placed on the bus for the required t dw . if oe is high during an r/ w controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t wp . 9. to access ram, ce = v il and sem = v ih . to access semaphore, ce = v ih and sem = v il . t ew must be met for either condition. r/ w t wc t hz t aw t wr t as t wp data out (2) t wz t dw t dh t ow oe address data in ce or sem (6) (4) (4) (3) 2940 drw 09 (7) (7) (9) 2940 drw 10 t wc t as t wr t dw t dh address data in r/ w t aw t ew (3) (2) (6) ce or sem (9)
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 12 timing waveform of semaphore read after write timing, either side (1) notes: 1. d or = d ol = v il , ce r = ce l = v ih . 2. all timing is the same for left and right ports. port "a" may be either left or right port. "b" is the opposite from port "a" . 3. this parameter is measured from r/ w a or sem a going high to r/ w b or sem b going high. 4. if t sps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtai n the flag. timing waveform of semaphore write contention (1,3,4) note: 1. ce = v ih for the duration of the above timing (both write and read cycle). sem 2940 drw 11 t aw t ew data 0 valid address t saa r/ w t wr t oh t ace valid address data in valid data out valid (2) t dw t wp t dh t as t swrd t aoe t sop read cycle write cycle a 0 -a 2 oe t sop sem "a" 2940 drw 12 t sps match r/ w "a" match a 0"a" -a 2"a" side "a" (2) sem "b" r/ w "b" a 0"b" -a 2"b" side "b" (2)
13 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges ac electrical characteristics over the operating temperature and supply voltage range (6) notes: 1. port-to-port delay through ram cells from writing port to reading port, refer to "timing waveform of write with port-to-port read and busy (m/ s = v ih )". 2. to ensure that the earlier of the two ports wins. 3. t bdd is a calculated parameter and is the greater of 0, t wdd ? t wp (actual) or t ddd ? t dw (actual). 4. to ensure that the write cycle is inhibited on port "b" during contention on port "a". 5. to ensure that a write cycle is completed on port "b" after contention on port "a". 6. 'x' in part numbers indicates power rating (s or l). symbol parameter 7007x15 com'l only 7007x20 com'l & ind 7007x25 com'l, ind & military unit min. max. min. max. min. max. busy timing (m/ s =v ih ) t ba a busy access time from address match ____ 15 ____ 20 ____ 20 ns t bda busy disable time from address not matched ____ 15 ____ 20 ____ 20 ns t ba c busy access time from chip enable low ____ 15 ____ 20 ____ 20 ns t bdc busy access time from chip enable high ____ 15 ____ 17 ____ 17 ns t ap s arbitration priority set-up time (2 ) 5 ____ 5 ____ 5 ____ ns t bdd busy disable to valid data (3 ) ____ 18 ____ 30 ____ 30 ns t wh write hold after busy (5 ) 12 ____ 15 ____ 17 ____ ns busy timing (m/ s =v il ) t wb busy input to write (4 ) 0 ____ 0 ____ 0 ____ ns t wh write hold after busy (5 ) 12 ____ 15 ____ 17 ____ ns port-to-port delay timing t wdd write pulse to data de lay (1 ) ____ 30 ____ 45 ____ 50 ns t dd d write data valid to read data delay (1) ____ 25 ____ 30 ____ 35 ns 2940 tbl 14a symbol parameter 7007x35 com'l, ind & military 7007x55 com'l, ind & military unit min. max. min. max. busy timing (m/ s =v ih ) t ba a busy access time from address match ____ 20 ____ 45 ns t bda busy disable time from address not matched ____ 20 ____ 40 ns t ba c busy access time from chip enable low ____ 20 ____ 40 ns t bdc busy access time from chip enable high ____ 20 ____ 35 ns t ap s arbitration priority set-up time (2 ) 5 ____ 5 ____ ns t bdd busy disable to valid data (3 ) ____ 35 ____ 40 ns t wh write hold after busy (5 ) 25 ____ 25 ____ ns busy timing (m/ s =v il ) t wb busy input to write (4 ) 0 ____ 0 ____ ns t wh write hold after busy (5 ) 25 ____ 25 ____ ns port-to-port delay timing t wdd write pulse to data de lay (1 ) ____ 60 ____ 80 ns t dd d write data valid to read data delay (1) ____ 45 ____ 65 ns 2940 tbl 14b
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 14 timing waveform of write with port-to-port read and busy (2,5) (m/ s = v ih ) (4) timing waveform of write with busy (m/ s = v il ) notes: 1. t wh must be met for both busy input (slave) and output (master). 2. busy is asserted on port "b" blocking r/ w "b" , until busy "b" goes high. 2940 drw 13 t dw t aps addr "a" t wc data out "b" match t wp r/ w "a" data in "a" addr "b" t dh valid (1) match busy "b" t bda valid t bdd t ddd (3) t wdd notes: 1. to ensure that the earlier of the two ports wins. t aps is ignored for m/ s = v il (slave). 2. ce l = ce r = v il 3. oe = v il for the reading port. 4. if m/ s = v il (slave), then busy is an input ( busy "a" = v ih and busy "b" = "don't care", for this example). 5. all timing is the same for left and right ports. port "a" may be either the left or right port. port "b" is the port opposite from port "a". 2940 drw 14 r/ w "a" busy "b" t wp t wb r/ w "b" t wh (1) (2) ,
15 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges waveform of busy arbitration controlled by ce timing (1) (m/ s = v ih ) waveform of busy arbitration cycle controlled by address match timing (1) (m/ s = v ih ) notes: 1. all timing is the same for left and right ports. port ?a? may be either the left or right port. port ?b? is the port opposite from port ?a?. 2. if t aps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted. notes: 1. 'x' in part numbers indicates power rating (s or l). ac electrical characteristics over the operating temperature and supply voltage range (1,2) 2940 drw 15 addr "a" and "b" addresses match ce "a" ce "b" busy "b" t aps t bac t bdc (2) 2940 drw 16 addr "a" address "n" addr "b" busy "b" t aps t baa t bda (2) matching address "n" 7007x15 com'l only 7007x20 com'l & ind 7007x25 com'l, ind & military symbol parameter min. max. min. max. min. max. unit interrupt timing t as address set-up time 0 ____ 0 ____ 0 ____ ns t wr write recovery time 0 ____ 0 ____ 0 ____ ns t ins inte rrup t se t time ____ 15 ____ 20 ____ 20 ns t inr inte rrup t re set time ____ 15 ____ 20 ____ 20 ns 2940 tb l 15 a 7007x35 com'l, ind & military 7007x55 com'l, ind & military unit symbol parameter min. max. min. max. interrupt timing t as address set-up time 0 ____ 0 ____ ns t wr write recovery time 0 ____ 0 ____ ns t ins inte rrup t se t time ____ 25 ____ 40 ns t inr inte rrup t re set time ____ 25 ____ 40 ns 2940 tb l 1 5b
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 16 truth table iii ? interrupt flag (1) waveform of interrupt timing (1) notes: 1. all timing is the same for left and right ports. port ?a? may be either the left or right port. port ?b? is the port opposite from port ?a?. 2. see interrupt truth table iii. 3. timing depends on which enable signal ( ce or r/ w ) is asserted last. 4. timing depends on which enable signal ( ce or r/ w ) is de-asserted first. notes: 1. assumes busy l = busy r =v ih . 2. if busy l = v il , then no change. 3. if busy r = v il , then no change. 2940 drw 17 addr "a" interrupt set address ce "a" r/ w "a" t as t wc t wr (3) (4) t ins (3) int "b" (2) 2940 drw 18 addr "b" interrupt clear address ce "b" oe "b" t as t rc (3) t inr (3) int "b" (2) left port right port function r/ w l ce l oe l a 14l -a 0l int l r/ w r ce r oe r a 14r -a 0r int r llx7fffxxxx x l (2) set right int r flag xxx x xxll7fffh (3 ) reset right int r flag xxx x l (3) l l x 7ffe x set left int l flag xll7ffeh (2 ) xxx x xreset left int l flag 2940 tbl 16
17 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges truth table iv ? address busy arbitration notes: 1. pins busy l and busy r are both outputs when the part is configured as a master. both are inputs when configured as a slave. busy outputs on the idt7007 are push-pull, not open drain outputs. on slaves the busy input internally inhibits writes. 2. "l" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "h" if the inputs to the opposite port became stable after the address and enable inputs of this port. if t aps is not met, either busy l or busy r = low will result. busy l and busy r outputs can not be low simultaneously. 3. writes to the left port are internally ignored when busy l outputs are driving low regardless of actual logic level on the pin. writes to the right port are internally ignored when busy r outputs are driving low regardless of actual logic level on the pin. truth table v ? example of semaphore procurement sequence (1,2,3) notes: 1. this table denotes a sequence of events for only one of the eight semaphores on the idt7007. 2. there are eight semaphore flags written to via i/o 5 (i/o 0 - i/o 7 ) and read from all i/o 0 . these eight semaphores are addressed by a 0 - a 2 . 3. ce = v ih , sem = v il to access the semaphores. refer to the semaphore read/write control truth table. functional description the idt7007 provides two ports with separate control, address and i/o pins that permit independent access for reads or writes to any location in memory. the idt7007 has an automatic power down feature controlled by ce . the ce controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( ce high). when a port is enabled, access to the entire memory array is permitted. interrupts if the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. the left port interrupt flag ( int l ) is asserted when the right port writes to memory location 7ffe (hex), where a write is defined as ce = r/ w = v il per the truth table. the left port clears the interrupt through access of address location 7ffe when ce r = oe r = v il , r/ w is a "don't care". likewise, the right port interrupt flag ( int r ) is asserted when the left port writes to memory location 7fff (hex) and to clear the interrupt flag ( int r ), the right port must read the memory location 7fff. the message (8 bits) at 7ffe or 7fff is user- defined since it is an addressable sram location. if the interrupt function is not used, address locations 7ffe and 7fff are not used as mail boxes, but as part of the random access memory. refer to table iii for the interrupt operation. busy logic busy logic provides a hardware indication that both ports of the ram have accessed the same location at the same time. it also allows one of the two accesses to proceed and signals the other side that the ram is inputs outputs function ce l ce r a ol -a 14l a or -a 14r busy l (1) busy r (1) xxno match h h normal h x match h h normal x h match h h normal l l match (2) (2) write inhibit (3) 2940 tbl 17 functions d 0 - d 7 left d 0 - d 7 right status no action 1 1 semaphore free left port writes "0" to semaphore 0 1 left port has semaphore token right port writes "0" to semaphore 0 1 no change. right side has no write access to semaphore left port writes "1" to semaphore 1 0 right port obtains semaphore token left port writes "0" to semaphore 1 0 no change. left port has no write access to semaphore right port writes "1" to semaphore 0 1 left port obtains semaphore token left port writes "1" to semaphore 1 1 semaphore free right port writes "0" to semaphore 1 0 right port has semaphore token right port writes "1" to semaphore 1 1 semaphore free left port writes "0" to semaphore 0 1 left port has semaphore token left port writes "1" to semaphore 1 1 semaphore free 2940 tbl 18
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 18 ?busy?. the busy pin can then be used to stall the access until the operation on the other side is completed. if a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding. the use of busy logic is not required or desirable for all applications. in some cases it may be useful to logically or the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. if the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the m/ s pin. once in slave mode the busy pin operates solely as a write inhibit input pin. normal operation can be programmed by tying the busy pins high. if desired, unintended write operations can be prevented to a port by tying the busy pin for that port low. the busy outputs on the idt 7007 ram in master mode, are push- pull type outputs and do not require pull up resistors to operate. if these rams are being expanded in depth, then the busy indication for the resulting array requires the use of an external and gate. width expansion with busy logic master/slave arrays semaphores the idt7007 is an extremely fast dual-port 16k x 8 cmos static ram with an additional 8 address locations dedicated to binary semaphore flags. these flags allow either processor on the left or right side of the dual-port ram to claim a privilege over the other processor for functions defined by the system designer?s software. as an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port ram or any other shared resource. the dual-port ram features a fast access time, and both ports are completely independent of each other. this means that the activity on the left port in no way slows the access time of the right port. both ports are identical in function to standard cmos static ram and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous read/write of, a non- semaphore location. semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port ram. these devices have an automatic power-down feature controlled by ce , the dual-port ram enable, and sem , the semaphore enable. the ce and sem pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. this is the condition which is shown in truth table i where ce and sem are both high. systems which can best use the idt7007 contain multiple proces- sors or controllers and are typically very high-speed systems which are software controlled or software intensive. these systems can benefit from a performance increase offered by the idt7007 hardware semaphores, which provide a lockout mechanism without requiring complex programming. software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. the idt7007 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture. an advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. this can prove to be a major advantage in very high- speed systems. how the semaphore flags work the semaphore logic is a set of eight latches which are independent of the dual-port ram. these latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. the semaphores provide a hardware assist for a use assignment method called ?token passing allocation.? in this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. if the left processor wants to use this resource, it requests the token by setting the latch. this processor then verifies its success in setting the latch by reading it. if it was successful, it proceeds to assume control over the shared resource. if it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. the left processor can then either repeatedly request that semaphore?s status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. once the right side has relinquished the token, the left side should succeed in gaining control. the semaphore flags are active low. a token is requested by writing figure 3. busy and chip enable routing for both width and depth expansion with idt7007 rams. when expanding an idt7007 ram array in width while using busy logic, one master part is used to decide which side of the rams array will receive a busy indication, and to output that indication. any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. thus on the idt7007 ram the busy pin is an output if the part is used as a master (m/ s pin = h), and the busy pin is an input if the part used as a slave (m/ s pin = l) as shown in figure 3. if two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. this would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word. the busy arbitration, on a master, is based on the chip enable and address signals only. it ignores whether an access is a read or write. in a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the r/ w signal. failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave. 2940 drw 19 master dual port ram busy (r) ce master dual port ram busy (r) slave dual port ram busy (r) slave dual port ram busy (r) busy (l) busy (r) d e c o d e r ce ce ce busy (l) busy (l) busy (l) busy (l)
19 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges a zero into a semaphore latch and is released when the same side writes a one to that latch. the eight semaphore flags reside within the idt7007 in a separate memory space from the dual-port ram. this address space is accessed by placing a low input on the sem pin (which acts as a chip select for the semaphore flags) and using the other control pins (address, oe , and r/ w ) as they would be used in accessing a standard static ram. each of the flags has a unique address which can be accessed by either side through address pins a 0 ? a 2 . when accessing the semaphores, none of the other address pins has any effect. when writing to a semaphore, only data pin d 0 is used. if a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see truth table v). that semaphore can now only be modified by the side showing the zero. when a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. the fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (a thorough discussion on the use of this feature follows shortly.) a zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side. when a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. the read value is latched into one side?s output register when that side's semaphore select ( sem ) and output enable ( oe ) signals go active. this serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( sem or oe ) to go inactive or the output will never change. a sequence write/read must be used by the semaphore in order to guarantee that no system level contention will occur. a processor requests access to shared resources by attempting to write a zero into a semaphore location. if the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see truth table v). as an example, assume a processor writes a zero to the left port at a free semaphore location. on a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. had a sequence of read/write been used instead, system contention problems could have occurred during the gap between the read and write cycles. it is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. the reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in figure 4. two semaphore request latches feed into a semaphore flag. whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. this condition will continue until a one is written to the same semaphore request latch. should the other side?s semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side?s request latch. the second side?s flag will now stay low until its semaphore request latch is written to a one. from this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch. the critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. the semaphore logic is specially designed to resolve this problem. if simulta- neous requests are made, the logic guarantees that only one side receives the token. if one side is earlier than the other in making the request, the first side to make the request will receive the token. if both requests arrive at the same time, the assignment will be arbitrarily made to one port or figure 4. idt7007 semaphore logic the other. one caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. as with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed. using semaphores?some examples perhaps the simplest application of semaphores is their application as resource markers for the idt7007?s dual-port ram. say the 32k x 8 ram was to be divided into two 16k x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. semaphore 0 could be used to indicate the side which would control the lower section of memory, and semaphore 1 could be defined as the indicator for the upper section of memory. to take a resource, in this example the lower 16k of dual-port ram, the processor on the left port could write and then read a zero in to semaphore 0. if this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16k. meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into semaphore 0. at this point, the software could choose to try and gain control of the second 16k section by writing, then reading a zero into semaphore 1. if it succeeded in gaining control, it would lock out the left side. d 2940 drw 20 0 d q write d 0 d q write semaphore request flip flop semaphore request flip flop lport rport semaphore read semaphore read ,
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 20 once the left side was finished with its task, it would write a one to semaphore 0 and may then try to gain access to semaphore 1. if semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into semaphore 1. if the right processor performs a similar task with semaphore 0, this protocol would allow the two processors to swap 16k blocks of dual-port ram with each other. the blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. all eight semaphores could be used to divide the dual- port ram or other shared resources into eight parts. semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above. semaphores are a useful form of arbitration in systems like disk interfaces where the cpu must be locked out of a section of memory during a transfer and the i/o device cannot tolerate any wait states. with the use of semaphores, once the two devices has determined which memory area was ?off-limits? to the cpu, both the cpu and the i/o devices could access their assigned portions of memory continuously without any wait states. semaphores are also useful in applications where no memory ?wait? state is available on one or both sides. once a semaphore handshake has been performed, both processors can access their assigned ram segments at full speed. another application is in the area of complex data structures. in this case, block arbitration is very important. for this application one processor may be responsible for building and updating a data structure. the other processor then reads and interprets that data structure. if the interpreting processor reads an incomplete data structure, a major error condition may exist. therefore, some sort of arbitration must be used between the two different processors. the building processor arbitrates for the block, locks it and then is able to go in and update the data structure. when the update is completed, the data structure block is released. this allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.
21 idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges ordering information datasheet document history 01/05/99: initiated datasheet document history converted to new format cosmetic and typographical corrections pages 2, 3, 4 added additional notes to pin configurations 06/03/99: changed drawing forma3/24/00: added industrial temperature ranges and removed related notes replaced idt logo changed 200mv to 0mv in notes 05/08/00: page 1 added copyright info page 5 fixed absolute maximum ratings chart, corrected typos page 9 updated drawings page 12 corrected waveform drawing page 5 increased storage temperature parameter clarified t a parameter pages 6, 7 dc electrical parameters?changed working from open to disabled 09/11/01: page 2 - 4 added date revision for pin configurations page 6 removed standard power offering for industrial temp for 20ns from dc electrical characteristics 01/31/06: page 1 added green availability to features page 21 added green indicator to ordering information notes: 1. contact your local sales office for industrial temp. range for other speeds, packages and powers. 2. green parts available. for specific speeds, packages and powers contact your local sales office.
idt7007s/l high-speed 32k x 8 dual-port static ram military, industrial and commercial temperature ranges 22 corporate headquarters for sales: for tech support: 6024 silver creek valley road 800-345-7015 or 408-284-8200 408-284-2794 san jose, ca 95138 fax: 408-284-2775 dua lporthelp@idt.com www.idt.com the idt logo is a registered trademark of integrated device technology, inc. datasheet document history (con't) 10/21/08: page 21 removed "idt" from orderable part number 08/12/14: page 21 added tape and reel to ordering information page 2, 3, 4 & 21 the package codes pn80-1, g68-1 & j68-1 changed to pn80, g68 & j68 respectively to match standard package codes

▲Up To Search▲

Price & Availability of 7007S20PFGI8

	To Download 7007S20PFGI8 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .